Title: METHOD AND APPARATUS FOR A HIGH SPEED CYCLICAL REDUNDANCY CHECK SYSTEM

J. [Once Amended] A method for cyclical redundancy check error generation in a <u>bidirectional</u> system having a cyclical redundancy check generator, a data latch, and two <u>programmable</u> data buffers connected by a plurality of data bus lines, the data latch having a precharge circuit, and the data <u>buffers</u> [sources] having data outputs <u>programmable to support a plurality of error processing modes</u>, the method comprising the steps of:

inhibiting the cyclical redundancy check generator and the data outputs;

precharging the plurality of data bus lines to a first logic level until a cyclical redundancy check strobe is detected;

turning off the precharge circuit;

activating the data outputs from one of the data buffers in accordance with one of the plurality of error processing modes corresponding to data stored within the data buffer to modulate charge on the plurality of data bus lines;

waiting for a sufficient time for the plurality of data bus lines to develop a charge differential;

latching data on the plurality of data bus lines in the data latch; and
performing a cyclical redundancy check on the data latch of the data latch,
wherein data transferred from the defir buffer to a first data port is checked for errors and an error
word check where is generated for data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data transferred from the first data port to the data.

[Once Amended] A <u>bidirectional</u> programmable error detection and correction system comprising:

an edit buffer programmable to support a plurality of error processing modes;
an error check module programmable for generating and comparing error check words;
a first parallel data bus programmable for transferring data from the [an] edit buffer to a
first data port;

a second parallel data bus programmable for transferring data from the first data port to the error check module and to the edit buffer, and further programmable for transferring data from the edit buffer to the error check module;

a third parallel data bus programmable for transferring an error check word between the error check module and the edit buffer;

Cont.